

SCHMITT TRIGGER CIRCUIT IN SOI

This invention relates to a trigger circuit with hysteresis and a CMOS integrated circuit comprising such a trigger with hysteresis.

More precisely, the invention relates to a new inverter circuit with hysteresis, particularly a new Schmitt trigger circuit and a CMOS integrated circuit comprising such an inverter with hysteresis. In particular, the invention proposes an integrated circuit adapted to any CMOS semiconductor on insulator technology.

10 The preferred CMOS semiconductor on insulator technology in this case is the Partially Depleted Silicon On Insulator (PD SOI) technology.

Classically, it has been known how to make a Schmitt electric trigger circuit in CMOS technology. Figure 1 illustrates one of several possible symmetric implementations of such a Schmitt trigger circuit. The circuit in Figure 1 comprises six transistors: transistors N2 and P2 forming the main inverter of the Schmitt trigger, while firstly transistors N1 and N3, and secondly

transistors P1 and P3 form two retroaction networks. Each of the said two retroaction networks fixes a trigger threshold and the two thresholds thus obtained consequently induce a hysteresis effect (the hysteresis value being 5 fixed by the voltage difference between these two thresholds). Therefore, the Schmitt trigger is switched over at different values of the said input voltage, depending on the direction of change of the input voltage. Thus, as long as the input voltage V_{IN} has not exceeded the 10 switching threshold V_+ , the output signal OUT remains high. When the output signal has changed state (it is then at the low level), the input voltage V_{IN} must once again drop below the switching threshold V_- to cause a new switching of the output signal.

15 In CMOS circuits on a bulk substrate, the potential of each node at a given instant is independent of the previous instants during which the circuit was in operation. This is not the case for silicon on insulator (SOI) circuits for 20 which the behaviour of the circuit depends on the history of signals. Transistors on this substrate have an internal zone with a floating potential that is not immediately fixed by external polarisations and needs consequently some time to reach an equilibrium potential. This zone is called the floating substrate (body) and the dependence of the 25 substrate potential on the history of signals is called the history effect.

Due to this history effect, the static transfer characteristic of the conventional Schmitt trigger circuit has a highly variable and uncontrollable hysteresis when it 30 is used in the SOI technology. This undesirable

fluctuation of the static transfer characteristic of the said conventional Schmitt trigger induces a fluctuation of dynamic characteristics, and particularly variation of the propagation time through the said circuit.

5 Therefore, the conventional Schmitt trigger circuit cannot be used without modification for applications on SOI. Thus, there is a need to adapt this circuit to Partially Depleted Silicon On Insulator (PD SOI) applications.

10 Document US 6.441.663 presents a Schmitt trigger CMOS circuit on SOI that overcomes this need by using Field Effect Transistors (FET) with substrate connectors. This document shows that the conventional electrical circuit for a Schmitt trigger remains applicable in an SOI technology, 15 and special attention is paid to the manner in which the substrate connectors of the transistors are made.

This type of circuit is shown in Figure 2. This scheme includes three N-channel junction field effect transistors (NFET) and three P-channel junction field effect transistors (PFET) for which the substrates are 20 fixed to the power supply potentials. This is achieved by connecting the substrate connectors of PFET transistors to the power supply voltage, while the substrate connectors of NFET transistors are connected to the ground. The 25 threshold voltages of transistors are thus fixed in time, independently of the input signal and its history, which overcomes the history effect problem but slows down the device.

Due to its operating principle, and as will be 30 described later, this trigger is much less efficient when

the power supply voltage is approximately equal to the value of the transistor threshold voltage. Consequently, use of this circuit is limited due to its degraded operation at a low power supply voltage, which takes place 5 at the detriment of the speed and / or the silicon surface area.

Therefore, the purpose of the invention is to be able to use a Schmitt trigger circuit that takes advantage of the SOI technology and is effective particularly at a low 10 power supply voltage.

It has been proposed to control the body potential of a FET transistor so as to modify its threshold voltage.

Document US 6,239,649 describes a SOI device wherein the body potential of a FET transistor is controlled by a 15 signal upstream from said transistor on the input side. Such a control implies a fall of the threshold voltage at the time of the transistor commutation and a rise in the contrary case. However, in particular as the threshold voltage is not modified after commutation, such a control 20 does not make it possible to introduce a hysteresis effect.

Document US 5,608,344 proposes an analog comparator circuit with hysteresis comprising in particular an input stage made up of a differential pair of P-channel FET transistors to the bodies of which are applied fixed 25 continuous potentials, by means of switches ordered dynamically. This circuit does not take into account the constraints of the SOI technology (in particular history effect). Moreover this circuit does not propose to control the bodies of the N-channel and P-channel complementary FET

transistors of a CMOS inverter stage carrying out a hysteresis effect.

The invention proposes a trigger circuit with hysteresis using the SOI technology, characterized in that 5 it comprises at least two CMOS inverter stages, each inverter stage being composed of a first branch comprising at least one P-channel junction field effect transistor (PFET) in series between a first power supply potential V_{DD} and an output node from the inverter stage, and a second 10 branch comprising at least one N-channel junction field effect transistor (NFET) in series between the said output node from the inverter stage and a second power supply potential, the said transistors of each inverter stage having their grids connected together to receive an input 15 signal. The input to each of the inverters directly or indirectly receives the input signal of the said circuit, while the output signal from the said circuit is obtained directly or indirectly from the output signal from one of the inverter stages. Finally, the substrate potential of 20 each transistor of at least one inverter stage (advantageously the first inverter stage) is dynamically controlled by a control signal output from the said circuit.

The structure of the circuit as a succession of 25 inverter stages in series between the input to the said circuit and its output, and the dynamic modification of the threshold voltage of the transistors of at least one inverter stage enable introduction of hysteresis effect based on acceleration of transistor blocking (in fact the 30 PFET transistor(s) of the main inverter of the circuit

according to the invention for a positive variation of the input voltage) rather than on delaying the starting conduction of transistor(s) (in fact the NFET transistor(s) of the main inverter of the circuit according to prior art 5 for a positive variation of the input voltage). The invention can thus provide an "improvement" (by introducing an acceleration) where the circuit according to prior art caused a "degradation" (by introducing a deceleration) to introduce an unbalance of the V_- and V_+ threshold voltages. 10 Thus, the circuit according to the invention has higher performance characteristics than the circuit according to prior art. For equivalent immunity to noise, the merit factor (taking account of the speed, total consumption and the silicon area) of the invention is better than the merit 15 factor for prior art for a wide range of power supply voltages.

According to a first embodiment of the invention, the substrate potentials of PFET and NFET transistors of at least one inverter stage, called the controlled inverter 20 stage, are controlled by the same control signal. Advantageously, the substrate potentials of the PFET and NFET transistors of the controlled inverter stage are controlled by a signal determined by a state of the circuit on the output side of the said controlled inverter stage. 25 The said substrate potentials of the PFET and NFET transistors of the controlled inverter stage can consequently be controlled by the output signal from an inverter stage, called the control inverter stage located downstream on the output side of the said controlled 30 inverter stage. The control inverter stage is preferably

separated from the controlled inverter stage by an even number of inverter stages in series between the said controlled inverter stage and the said control inverter stage. Advantageously, the said control inverter stage is 5 the inverter stage immediately on the output side of the said controlled inverter stage, and the even number of inverter stages then being equal to zero.

According to a second embodiment of the invention, the substrate potentials of the PFET transistors of at least 10 one controlled inverter stage are controlled by a first control signal and the substrate potentials of the NFET transistors complementary to the said PFET transistors are controlled by a second control signal. Advantageously, the first control signal is a signal determined by a first 15 state of the circuit on the output side of the said controlled inverter stage and the second control signal is a signal determined by a second state of the circuit located on the output side of the said controlled inverter stage. The signal determined by the said first state of 20 the circuit can consequently be the output signal from a first inverter stage, called the first control inverter stage, located on the output side of the said controlled inverter stage, and the signal determined by the said second circuit state may be the signal from a second 25 inverter stage, called the second controlled inverter stage, also located on the output side of the said controlled inverter stage. The said first control inverter stage is preferably separated from the said controlled inverter stage by a first even number (or zero) of inverter 30 stages in series between the said controlled inverter stage

and the said first control stage. Similarly, the said second control inverter stage is preferably separated from the said controlled inverter stage by a second even number (or zero) of inverter stages in series between the said 5 controlled inverter stage and the said second control stage.

According to a third embodiment of the invention, the substrate potentials of the PFET transistors of at least one controlled inverter stage and the substrate potentials 10 of the NFET transistors complementary to the said PFET transistors are all controlled by control signals that are different for each. Advantageously, each of the control signals is a signal determined by a state of the circuit on the output side of the said controlled inverter stage and 15 this signal determined by a state of the circuit may be the output signal from an inverter stage called the control inverter stage, located on the output side of the said controlled inverter stage. Each control inverter stage is preferably separated from the said controlled inverter 20 stage by an even number (or zero) of inverter stages in series between the said controlled inverter stage and the said control stage.

Advantageously, only the substrate potentials (or bodies) of the transistors in the first inverter stage are 25 controlled, the substrate potentials of the inverter stage transistors other than the first inverter stage not being controlled and consequently being left floating.

Alternately, the substrate potentials of transistors in the first inverter stage are not the only potentials to 30 be dynamically controlled. Substrate potentials of

transistors other than the first stage can also be either connected conventionally to the power supply for PFETs or to the ground for NFETs, or they can be dynamically controlled by a state of the circuit on the output side and 5 more particularly by the output signal from an inverter stage located on the output side. Advantageously, the different inverter stages are chained in sequence to operate in a "nested" manner, the substrate potentials of the transistors in an inverter stage other than the last 10 inverter stage being controlled by the output signal from the inverter stage located directly on the output side and the substrate potentials of the transistors in the last inverter stage being either floating, or fixed to a power supply voltage.

15 According to the preferred embodiment of the invention, the circuit according to the invention comprises three inverter stages. The first two inverter stages are chained in series such that the output signal from the first inverter is applied to the input of the second 20 inverter. The second and third inverter stages are also chained in series such that the output signal from the second inverter is applied to the input of the third inverter and to the substrates of the transistors in the first inverter stage.

25 The threshold trigger circuit according to the invention advantageously performs a Schmitt Trigger function.

Other characteristics, purposes and advantages of the invention will become clear after reading the following

detailed description with reference to the appended drawings given as non-limitative examples, on which:

- figure 1 shows a conventional symmetric implementation of a Schmitt trigger circuit;

5 - figure 2 shows a Schmitt trigger circuit adapted to the conventional circuit in Figure 1 to be used in SOI and for which the substrate potentials of all transistors are fixed so that they are not left floating;

10 - figure 3a diagrammatically shows the Schmitt trigger circuit according to the invention;

- figure 3b more precisely shows the Schmitt trigger circuit according to the preferred embodiment of the invention;

15 - figure 4 shows a very simplified illustration of how the circuit according to the preferred embodiment of the invention operates, and shows time diagrams for the different circuit signals during a transition of the input signal IN from the low state to the high state;

20 - figure 5 illustrates the fact that the transistor threshold voltages forming the core of the trigger function according to prior art as illustrated in Figure 2, are always greater than the threshold voltages of transistors forming the core of the trigger function according to the invention;

25 - figure 6 shows an elementary embodiment of the circuit according to the invention;

- figure 7 shows a more complex implementation of the circuit according to the invention, with dissociated control of substrate potentials of NFET and PFET

transistors in the core of the trigger function, jointly with nesting of successive inverter stages;

5 - figure 8 shows another embodiment of the circuit according to the invention, with separate controls for PFET transistors in the same inverter stage, together with separate controls for NFET transistors of the same inverter stage.

Figure 1 shows a conventional symmetric embodiment of the CMOS Schmitt trigger circuit on a solid substrate. 10 This well known circuit comprises three P-channel junction field effect transistors (PFET) P1, P2 and P3, and three N-channel junction field effect transistors (NFET) N1, N2 and N3. As mentioned above, transistors N2 and P2 form the main inverter of the Schmitt trigger, while the two 15 assemblies composed firstly of transistors N1 and N3 and secondly of transistors P1 and P3 form two retroaction networks. Each of these retroaction networks fixes one threshold, and when combined the two thresholds thus obtained induce a hysteresis effect. Thus, as long as the 20 input voltage V_{IN} has not reached the trigger threshold V_+ , during a positive variation, the output signal OUT remains high. When the output signal OUT has changed state (it is now at low level), the input voltage V_{IN} must drop below the switching threshold V_- during a negative variation, to 25 cause a new switching. Therefore finally, depending on the direction of the variation of the input voltage V_{IN} , the Schmitt trigger is switched at different values of the said input voltage V_{IN} .

30 In this circuit, unchanged for applications in SOI technology, the substrate potentials of field effect

transistors are all left floating. Since transistor substrate potentials, and therefore transistors threshold voltages, depend on the history of the input signal, the static characteristic of the circuit in Figure 1 on SOI has 5 a variable hysteresis, in an undesirable and uncontrollable manner.

Therefore, there is a need for a Schmitt trigger circuit that does not have the disadvantages mentioned above when used for silicon on insulator (SOI) 10 applications.

The circuit presented in document US 6.441.663 consists of an adaptation of the conventional integrated circuit on a solid substrate. This document shows that the scheme for the conventional Schmitt trigger circuit is 15 valid in SOI technology if special attention is paid to the manner of contacting transistor substrates. Substrate potentials (bodies) must not be free to float to overcome the history effect.

This type of circuit is shown in Figure 2. The only 20 difference between this circuit and the conventional Schmitt trigger circuit illustrated in Figure 1 is that all substrate potentials of all transistors in the circuit are fixed so that they are not floating. Substrate connectors of P-channel junction field effect transistors (P1, P2, P3) 25 are connected to the power supply voltage for this purpose, while substrate connectors of N-channel junction field effect transistors (N1, N2, N3) are connected to the ground. In the context of this application of the conventional circuit to applications on SOI, substrate 30 potentials are all imposed at fixed voltages and

consequently threshold voltages are fixed in time, independently of the input signal and its history, which overcomes the history effect problem.

5 The functioning principle of the circuit according to prior art in Figure 2 is as follows. When the input signal IN of the circuit is in the low state and the output circuit OUT of the circuit is in the high stage, the transistor N3 is conducting, thus precharging the source of transistor N2 to a threshold voltage V_{th} under the power supply (node N).

10 When there is a transition on the input voltage V_{IN} from 0 to V_{DD} , the said input voltage of circuit V_{IN} must become sufficiently high so that the transistor N1 draws the source of N2 towards the ground more strongly than N3 15 draws it towards the power supply V_{DD} . Operation is symmetric for a transition of the input voltage V_{IN} from V_{DD} to 0, thus providing a hysteresis effect.

15 The hysteresis effect introduced during a transition from 0 to V_{DD} on the input is thus based on the delay in 20 starting conduction of transistor N2.

20 Due to its operating principle, it can be seen that this trigger is much less efficient when the power supply voltage approaches the value of the threshold voltage V_{th} of the transistors, since the precharging transistors N3 and 25 P3 then no longer perform their role satisfactorily. Consequently, use of this circuit is limited due to its degraded operation at low power supply voltage (which can be improved with a larger surface area of silicon).

25 As was mentioned above, the purpose of the invention 30 is to obtain a Schmitt trigger circuit taking the best

advantage of the SOI technology and particularly efficient at a low power supply voltage.

The Schmitt trigger circuit according to the invention comprises at least two chained CMOS inverter stages. The 5 input signal to the IN circuit is applied to the input of the first inverter stage.

Each inverter stage comprises an upper branch in which there is at least one P-channel junction field effect transistor (PFET) in series between a power supply voltage 10 V_{DD} and an output node from the inverter stage, and a lower branch in which there is at least one N-channel junction field effect transistor (NFET) in series between the said output node from the inverter stage and a reference ground. The grids (or control electrodes) of these transistors are 15 connected together and form the input to the inverter stage.

The output node from one of the two inverter stages directly or indirectly provides the output signal OUT from the circuit.

20 The substrate potentials of the transistors forming the first inverter stage are controlled dynamically. The said first inverter stage is then called the controlled inverter stage. Consequently, each substrate potential of the transistors forming the first inverter stage can thus 25 be controlled dynamically by its own control signal.

Advantageously, the substrate potentials of the PFET transistors of the first inverter stage are all dynamically controlled by a first control signal, and the substrate potentials of the NFET transistors of the first inverter 30 stage are all dynamically controlled by a second control

signal, the first and second control signals of the substrate potentials of the PFET and NFET transistors being different. Optionally, the substrate potentials of the PFET and NFET transistors can be controlled by control 5 signals corresponding to output signals from two different inverter stages and other than the first inverter stage. These inverter stages, for which the output signals control substrate potentials of the transistors in the controlled inverter stage, are called control inverter stages.

10 Alternatively, the control signal for substrates of PFET transistors and the control signal for substrate potentials of NFET transistors are identical and correspond to the output signal from an inverter stage (called the control inverter stage) other than the first inverter 15 stage.

Figure 3a diagrammatically shows the Schmitt trigger circuit according to the invention. This circuit is composed of three chained inverter stages. The first inverter stage is composed of the P-channel junction field 20 effect transistor (PFET) P1 and the N-channel junction field effect transistor (NFET) N1. This pair (P1, N1) of complementary transistors is in series between the power supply voltage V_{DD} and the reference ground. The junction of complementary transistors (P1, N1) is made at their 25 drains that are connected together. The said junction thus forms the output node from the first inverter stage. The second and third inverter stages are composed of the conventional CMOS inverters INV_2 and INV_3 respectively. The input signal IN of the Schmitt trigger circuit is applied 30 to the input of the first inverter. The output signal from

the first inverter stage is called OUT1. The output signal from the second inverter stage is called OUT2. The output signal OUT from this Schmitt trigger circuit corresponds to the output from the third inverter stage INV₃.

5 The three inverter stages are chained as follows. The output signal OUT1 from the first inverter stage is applied to the input of the second inverter stage INV₂, while the output signal OUT2 from the second inverter stage INV₂ is applied to the input of the said third inverter stage INV₃.

10 In this preferred embodiment of the invention, the substrate potentials of the transistors in the pair of complementary transistors in the first inverter stage (P1, N1) are connected together and are both controlled by the output voltage V_{OUT2} from the second inverter stage INV₂.
15 The first inverter stage is thus a controlled inverter stage and the second inverter stage is a control inverter stage.

Figure 3b shows the Schmitt trigger circuit according to the preferred embodiment of the invention more 20 precisely, and particularly the composition of the second and third inverter stages INV₂ and INV₃. The second inverter stage INV₂ is composed of transistors P2 (PFET transistor) and N2 (NFET transistor) in series between the power supply voltage V_{DD} and the reference ground, and 25 similarly the third inverter stage of transistors P3 (PFET transistor) and N3 (NFET transistor) in series between the power supply voltage V_{DD} and the reference ground.

Each inverter stage INV_i is formed by the pair of complementary transistors (P_i, N_i). The junction of 30 complementary transistors (P_i, N_i) is made at their drains

that are connected together. The said junction thus forms the output node from each of the inverter stages INV_i.

In this preferred embodiment of the invention, the substrate potentials of transistors forming inverter stages 5 other than the first inverter stage are not controlled, unlike the transistors in the first inverter stage; therefore they are left floating.

We will now describe operation of the circuit according to the invention with reference to the circuit 10 according to the preferred embodiment of the invention illustrated in Figure 3b. The core of the Schmitt trigger function is located at the first inverter stage, composed of transistors N1 and P1 for which the substrate potentials are dynamically controlled. The second inverter stage, for 15 which the output voltage V_{OUT2} controls substrate potentials of the first inverter stage, forms the trigger control. The third and last inverter stage is used to shape the signal and to keep the globally inverting function. This provides a means of making a direct comparison with the 20 Schmitt trigger circuit according to prior art illustrated in Figure 2.

Figure 4 shows a simplified view of how the circuit according to the preferred embodiment of the invention functions during a transition of the circuit input voltage 25 V_{IN} from 0 to V_{DD} including the time diagrams for the different signals. Time diagram 4a shows the transition of the input voltage V_{IN} from potential 0 to potential V_{DD}. Time diagrams 4b and 4c show the output voltages V_{OUT1} and V_{OUT2} of the first and second inverter stages respectively. 30 Time diagram 4d illustrates absolute values of threshold

voltages V_{thN1} and V_{thP1} of transistors N1 and P1 and their switching when the output voltage V_{out2} of the second inverter stage switches. Finally, time diagram 4e shows the behaviour of the output voltage V_{out} of the Schmitt 5 trigger circuit in response to the transition of the input voltage V_{IN} from 0 to V_{DD} .

As can be seen in Figures 4b and 4c, when the input voltage V_{IN} to the circuit is 0, the output voltage V_{out1} from the first inverter is equal to V_{DD} and the output 10 voltage V_{out2} from the second inverter is equal to 0.

As mentioned above, substrate potentials of transistors N1 and P1 in the first inverter stage are controlled by the output voltage V_{out2} from the second inverter. Since V_{out2} is equal to 0, the substrate 15 potential of the transistor N1 is equal to 0 and the substrate potential of transistor P1 is also equal to 0.

Since the substrate potential of N1 is equal to zero, the substrate-source polarization voltage $V_{BS\ N1}$ of transistor N1 is also equal to zero. The threshold voltage 20 V_{thN1} of the said transistor N1 is thus a maximum over the normal variation range of the voltage V_{out2} , in other words [0; V_{DD}]. Note also that the said threshold voltage V_{thN1} could be even greater if the said substrate-source polarization voltage $V_{BS\ N1}$ of transistor N1 becomes 25 negative, in other words if the voltage V_{out2} becomes negative.

Similarly, the substrate potential of transistor P1 being controlled by a zero potential, consequently the substrate-source polarization voltage $V_{BS\ P1}$ is equal to - 30 V_{DD} . The absolute value of the threshold voltage V_{thP1} of the

5 said transistor P1 is thus minimized. Consequently, by controlling the substrates in the first inverter stage by the output voltage V_{out2} from the second inverter stage, an unbalance of the absolute values of the threshold voltages of the complementary transistors N1 and P1 in the first inverter stage can be obtained. This unbalance is illustrated in Figure 4d.

10 As long as the circuit input voltage V_{IN} has not reached the switching threshold V_+ , the output voltage from the first inverter stage V_{out1} remains high. As soon as the circuit input voltage V_{IN} reaches and exceeds the said switching threshold V_+ , the output voltage from the first inverter stage V_{out1} changes to the low level and the first inverter stage switches as is illustrated in time diagrams 15 4a and 4b. Consequently, taking account of propagation times, the circuit output voltage V_{out} also changes to the low level and the circuit according to the invention switches.

20 Due to the unbalance of absolute values of threshold voltages V_{thN1} and V_{thP1} , the said switching threshold V_+ is greater than the switching threshold V_{T0} that would have been necessary for the transistors to switch if the substrate connectors were connected to their respective sources, in other words if the substrate potentials were 25 not dynamically controlled.

30 The value of the voltage V_{T0} also depends on the size of transistors N1 and P1. In general, the said transistors N1 and P1 are sized such that the switching threshold V_{T0} is equal to $V_{DD}/2$. Otherwise, propagation times of the rising and falling fronts would be asymmetric, and the cyclic

pitch of treated signals would not be kept as they pass through the circuit.

The geometry of transistors N2 and P2 in the second inverter stage (in other words the control inverter) and particularly their width to length ratios, enables taking action on the amplitude of the hysteresis effect and even adjusting the two switching thresholds independently.

When there is a transition of the circuit input voltage V_{IN} from 0 to V_{DD} , the threshold voltage V_{thN1} of transistor N1 is greater than the absolute value of the threshold voltage V_{thP1} of transistor P1. The output voltage V_{OUT1} from the first inverter stage changes to zero when the circuit input voltage V_{IN} reaches the said switching threshold V_+ .

The output voltage V_{OUT2} from the second inverter stage INV_2 then switches to V_{DD} with a slight delay after switching of the output voltage V_{OUT1} of the first inverter stage. Since the substrates of transistors N1 and P1 were connected to V_{OUT2} , switching of V_{OUT2} then inverts the unbalance of the threshold voltages of transistors N1 and P1. The substrate potential of V1 is then equal to V_{DD} , consequently the substrate-source polarization voltage $V_{BS\ N1}$ of transistor N1 is equal to V_{DD} . The value of the threshold voltage V_{thN1} of transistor N1 is thus minimized. Similarly, since the substrate potential of transistor P1 is equal to V_{DD} , the substrate-source polarization voltage $V_{BS\ P1}$ is equal to 0. The absolute value of the threshold voltage V_{thP1} of the said transistor P1 is thus maximized.

Finally, in response to switching of the output signal OUT2 of the second inverter stage, in other words switching

of the input signal to the third inverter stage, the output signal OUT from the third inverter stage, which is also the circuit output signal, changes from the high state to the low state.

5 Operation of this circuit is symmetric for a transition of the circuit input voltage V_{IN} from potential V_{DD} to potential 0.

When the circuit input voltage V_{IN} is equal to V_{DD} , the output voltage V_{OUT1} from the first inverter stage is equal 10 to 0 and the output voltage V_{OUT2} from the second inverter stage is equal to V_{DD} . The substrate potentials of transistors N1 and P1 are then equal to V_{DD} . The substrate-source polarization voltage $V_{BS\ N1}$ of transistor N1 is thus equal to V_{DD} and the value of the threshold voltage V_{thN1} of 15 the said transistor N1 is therefore minimized. The substrate-source polarization voltage $V_{BS\ P1}$ is equal to 0 and therefore the absolute value of the threshold voltage V_{thP1} of the said transistor P1 is maximized.

The first inverter stage is then switched when the 20 circuit input voltage V_{IN} reaches the switching threshold v_{-} . The said switching threshold v_{-} is less than the switching threshold V_{TO} that would have been necessary to observe switching of the transistors if the substrate connectors had been connected to their corresponding 25 sources. In this case, remember that there would have been no hysteresis effect and that switching of the circuit input voltage V_{IN} would not have taken place unless V_{IN} had reached the switching threshold V_{TO} , regardless of its direction of variation.

The output signal OUT2 from the second inverter stage then switches to 0 with a slight delay on switching of the output signal OUT1 from the first inverter stage. Switching of OUT2 then inverts the unbalance of absolute 5 values of threshold voltages V_{thN1} and V_{thP1} of transistors N1 and P1. Finally, in response to switching of the output signal OUT2 of the second inverter stage, in other words switching of the input signal to the third inverter stage, the output signal OUT of the third inverter stage, which is 10 also the circuit output signal, changes from the low state to the high state.

As mentioned above, when OUT2 switches, the direction of the inequality between the absolute values of voltage thresholds V_{thN1} and V_{thP1} of transistors N1 and P1 changes. 15 Transconductance of complementary transistors N1 and P1 of the first inverter stage is then modified. This modification introduces a break in the fall of the voltage V_{OUT1} . The front of V_{OUT1} then becomes steeper during switching due to the drop in the absolute value of the 20 threshold voltage of the transistor that starts conducting again (when V_{IN} goes up, N1 starts conducting and V_{thN1} drops; conversely, when V_{IN} drops, P1 starts conducting and the absolute value of V_{thP1} goes down). However, this break is only observable if elementary propagation times of 25 inverters are negligible compared with the rise time of signal V_{IN} . And the second and third inverter stages strongly reduce this break due to their high voltage gains.

Therefore the Schmitt trigger according to the invention is distinct from prior art particularly due to 30 the manner in which the hysteresis phenomenon is

introduced. Figure 5 illustrates the fact that absolute values of voltage thresholds V_{th} of transistors at the heart of the trigger function are always lower in the context of the invention than according to prior art. The core of the 5 trigger function in the context of the invention is the pair of transistors (N1; P1) (see Figures 3a and 3b) while according to prior art, the core of the trigger function is the pair of transistors (N2; P2) (see Figure 2).

During operation of the trigger circuit according to 10 prior art, the effective threshold voltages of transistors N2 and P2 are the equivalent threshold voltages V_{thN2eq} and V_{thP2eq} . The said equivalent threshold voltages V_{thN2eq} and V_{thP2eq} are effectively different from the genuine threshold voltages V_{thN2} and V_{thP2} of transistors N2 and P2 15 respectively, since they are modified by the retroaction networks described above. And the absolute values of the said equivalent threshold voltages V_{thN2eq} and V_{thP2eq} are greater than the genuine threshold voltages due to the said retroaction networks, which demand a larger proportion of 20 the energy from the circuit input generator and delay the moment at which the transistor starts conducting.

The diagram on the left in Figure 5 illustrates the case in which the circuit input voltage V_{IN} increases. In the context of the invention, the threshold voltage V_{thN1} of 25 the transistor N1 is then greater than the absolute value of the threshold voltage V_{thP1} of the transistor P2. In the context of prior art, the equivalent threshold voltage V_{thN2eq} of transistor N2 is then greater than the absolute value of the equivalent threshold voltage V_{thP2eq} of 30 transistor P2. And the threshold voltages [V_{thN1} , $\text{abs}(V_{thP1})$]

of the transistors used in the trigger function according to the invention are less than the threshold voltages [V_{thN2eq} , $\text{abs}(V_{thP2eq})$] of the trigger function according to prior art, which is why the invention functions more 5 quickly. Conversely, the diagram at the right of Figure 5 illustrates the case in which the circuit input voltage V_{IN} reduces. In the context of the invention, the absolute value of the threshold voltage V_{thP1} of transistor P1 is then greater than the value of the threshold voltage V_{thN1} of transistor N1. In prior art, the absolute value of the 10 absolute value of the threshold voltage V_{thP2eq} of transistor P2 is then greater than the value of the equivalent voltage threshold V_{thN2eq} of transistor N2. And the threshold voltages [$\text{abs}(V_{thP1}$, V_{thN1}] of transistors of the trigger function 15 according to the invention are less than the threshold voltages [$\text{abs}(V_{thP2eq}$, $V_{thN2eq})$] of the trigger function according to prior art, which is why the invention functions more quickly.

After reading the above description, it can be 20 understood that the operating principle of the Schmitt trigger circuit according to the invention consists of dynamically controlling the substrate potential of the complementary transistors. As a result, the absolute value of the threshold voltage of the conducting transistor is 25 lowered before input switching occurs, and then the said absolute value of the said threshold voltage is restored to its nominal value and the absolute value of the threshold voltage of the other complementary transistor is lowered, in preparation for another switching in the inverse

direction. As described above, the reduction in the absolute value of the threshold voltage of the transistors is made by increasing the absolute value of their substrate-source polarisation voltage V_{BS} .

5 The static and dynamic characteristics of the circuit according to the invention have been compared with the corresponding characteristics of a circuit according to prior art. It is found that the circuit according to the invention performs better than the circuit according to
10 prior art. Thus, for equivalent immunity to noise, and for an entire range of power supply voltages, the merit factor (taking account of the speed, total consumption and silicon surface area) of the invention is better than the merit factor for prior art.

15 It will easily be understood, particularly with reference to the description of operation of the circuit according to the preferred embodiment of the invention given above, that a circuit composed of two inverter stages and for which the substrate potentials of the transistors
20 in the first inverter stage are controlled by the output signal from the second inverter stage also performs the required function, except for one inversion, while taking full advantage of the SOI technology.

Figure 6 illustrates another embodiment of the
25 inverter circuit with hysteresis according to the invention. This scheme shows an elementary embodiment of the invention in which the circuit layout is similar to prior art illustrated in Figure 2. This elementary embodiment advantageously comprises only four transistors.

The core of the trigger function is composed of transistors P1 (PFET transistor) and N1 (NFET transistor) in series between the power supply voltage V_{DD} and the reference ground.

5 The grids of transistors P1 and N1 are connected together to receive the circuit input signal IN while the drains of transistors P1 and N1 are connected together to form the circuit output signal OUT.

10 The said output signal OUT from the circuit is also applied to the grids of the two transistors P2 (PFET transistor) and N2 (NFET transistor). Transistors P2 and N2 perform the dynamic control function for substrate potentials of transistors P1 and N1.

15 The substrate potential of transistor P1 is dynamically controlled by the signal at the drain of the said transistor N2 and the substrate potential of transistor N1 is dynamically controlled by the signal at the drain of the said transistor P2. The source and substrate connector of transistor N2 are fixed to the ground, while the source and the substrate connector of transistor P2 are fixed to the power supply voltage V_{DD} .

Advantageously, the substrate connectors of transistors N1 and P1 may also be connected together and may share the same dynamic control.

25 Finally, it will be noted that the circuit according to the embodiment shown in Figure 6 comprises two CMOS inverters chained in series, for which the output from the second inverter controls the substrates of the transistors in the first inverter; the output from the circuit being

given by the output of the first inverter, and not by the output from the second inverter.

Depending on the required objective for optimisation of the circuit according to the invention (immunity to noise, speed, consumption, compactness), the said circuit 5 may be arranged in different variants. And the characteristics of the said variants may advantageously be taken alone or in any possible combination for making a trigger circuit with hysteresis according to the invention:

10 - The substrate potentials of PFET transistors of at least one controlled inverter stage, preferably the first, may be controlled by a first control signal and the substrate potentials of the complementary NFET transistors may be controlled by a second control signal, in other 15 words control of substrate potentials of PFET transistors can advantageously be dissociated from control of substrate potentials of NFET transistors. Advantageously, the said first control signal is determined by a first state of the circuit on the output side of the said controlled inverter 20 stage and the second control signal is determined by a second state of the circuit on the output side of the said controlled inverter stage. The signal determined by the said first state of the circuit can consequently be the output signal from a first inverter stage, called the first 25 control inverter stage, located on the output side of the said controlled inverter stage and the signal determined by the said second state of the circuit can be the output signal from a second inverter stage called the second controlled inverter stage, also located on the output side 30 of the said controlled inverter stage.

In particular, Figure 7 illustrates a similar case in which control of the substrate potentials of transistors N1 and P1 forming the first inverter stage is dissociated. The first inverter stage in this case is a controlled 5 inverter stage. The substrate potential of transistor P1 is dynamically controlled by the output voltage V_{OUT2p} from a first control inverter stage INV_{P2} . The substrate potential of transistor N1 is dynamically controlled by the output voltage V_{OUT2n} from a second control inverter stage INV_{N2} .

10 - The substrate potentials of the PFET transistors of at least one controlled inverter stage, advantageously the first inverter stage, cannot all be controlled by the same control signal and similarly the substrate potentials of the complementary NFET transistors do not need to be 15 controlled by the same control signal, in other words the controls of substrate potentials of PFET transistors can advantageously be dissociated from each other (and similarly controls of complementary NFET transistors can be dissociated). Advantageously, pairs of PFET and NFET 20 transistors can be grouped together so that their substrate potentials can be controlled by the same control signal. For example, a first control signal controls the substrate potentials of some pairs of PFET and NFET transistors (the said first control signal being the signal determined by a 25 first state of the circuit located on the output side of the said controlled inverter stage) and the second control signal controls substrate potentials of other pairs of PFET and NFET transistors (the second control signal being a signal determined by a second state of the circuit on the 30 output side of the said controlled inverter stage). The

signal determined by the said first state of the circuit can be an output signal from a first inverter stage called the control inverter stage, located on the output side of the said controlled inverter stage and the signal 5 determined by the said second state of the circuit may be the output signal from a second inverter stage, called the second control inverter stage, also located on the output side of the said controlled inverter stage. Each control inverter stage is preferably separated from the said 10 controlled inverter stage by an even number (or zero) of inverter stages in series between the said controlled inverter stage and the said control stage.

In this respect, Figure 8 shows a circuit according to the invention comprising four inverter stages and in which 15 the first inverter stage called the controlled inverter stage is composed of an upper branch comprising two PFET transistors P1, P2 and a lower branch comprising two complementary NFET transistors N2, N1. The substrate potentials of transistors P2 and N2 included in a first 20 group consisting of at least one pair of PFET and NFET transistors are dynamically controlled by the output voltage V_{OUT2} of the second inverter stage INV_2 , called the control inverter stage. The substrate potentials of transistors P1 and N1 included in a second group of at 25 least one pair of PFET and NFET transistors are dynamically controlled by the output voltage V_{OUT4} from a fourth inverter stage INV_4 , called the control inverter stage. The control inverter stages INV_2 and INV_4 are each separated from the said controlled inverter stage by an even or zero 30 number of inverter stages in series: the control inverter

stage INV_2 is located immediately on the output side of the said controlled inverter stage (the number of inverter stages located between the said controlled inverter stage and INV_2 then being zero) and the control inverter stage INV_4 is separated from the controlled inverter stage by inverter stages INV_2 and INV_3 (the even number then being equal to two). Finally, note that the output OUT from the circuit is directly connected to the output OUT3 from the third inverter stage INV_3 .

- Each inverter stage may be composed of a number of PFET and NFET transistors (not systematically the same number) in series between the first and second power supply potential. This provides a means of advantageously offsetting the transfer characteristic of the hysteresis circuit with respect to half the power supply voltage $V_{DD}/2$ which may be useful for specific applications. The simplest example in the context of this variant consists for example of putting two NFET and one PFET in series between the power supply and the ground to create an inverter stage.

- Each inverter stage may also be made using an odd number of elementary inverters chained in series.

- The substrate potentials of transistors in the first stage are not necessarily the only transistors to be dynamically controlled. The substrate potentials of transistors other than those in the first stage may thus be either left floating, or may be conventionally connected to the power supply voltage for PFETs or to the ground for NFETs, or they may be dynamically controlled by a state of the circuit on the output side and more particularly by the

output signal from an inverter stage located on the output side. Advantageously, the circuit according to the invention comprises several inverter stages chained one after the other operating in a nested manner, so as to 5 amplify the retroaction control. Consequently, substrate potentials of transistors in an inverter stage other than the last inverter stage are controlled by the output signal from the inverter stage located on the output side in the chain of inverters and the substrate potentials of 10 transistors in the last inverter stage are either floating or are fixed to a power supply voltage.

Figure 7 illustrates this type of nesting of inverter stages, jointly with the characteristic of a control dissociated from the substrate connectors of the NFET and 15 PFET transistors. Thus, the substrate potential of the PFET transistor P1 of the first inverter stage is controlled by the output voltage V_{out2p} of the inverter INV_{p2} and the substrate potential of transistors in inverter INV_{p2} is controlled by the output voltage V_{out} of the inverter 20 INV_{p3} . Symmetrically, the substrate potential of the NFET transistor N1 of the first inverter stage is controlled by the output voltage V_{out2n} from the inverter INV_{n2} and the substrate potential of transistors in inverter INV_{n2} is controlled by the output voltage V_{out} of inverter INV_{n3} .

25 Obviously, the invention is not limited to the particular embodiments described above, but includes any trigger with hysteresis, inverter or not, complying with its spirit. In particular, the invention does not apply solely to a trigger circuit with hysteresis, but includes 30 any integrated circuit on a semiconductor on insulator

substrate, particularly on an SOI substrate, comprising such a trigger circuit with hysteresis according to the invention.